Viewable by the world
This is a public domain step-by-step guide for deploying and running demonstration on a RFSoC based MIMO controller, using LBNL developed firmware / software.
The hardware currently supports:
- AMD ZCU208
- AMD ZCU216
- LBNL LBL208
Step-by-step guide
Hardware setup if using evaluation board like ZCU208:
- Install CLK104 board on ZCU208, connect ADC / DACclocks following ug1410-zcu208;
- Install XM655 analog frontend;
- Provide external clock at 500MHz, 3dBm to CLK104 board J11;
- For testing with MRF EVR interface, provide a SFP+ module at SFP2, connect fiber optics to a MRF event distribution system.
Prepare PYNQ image and power on:
- Flash micro-SD card using the pre-built PYNQ 3.0.1 image, following the instructions.
- Insert the SD card to ZCU208, connect power and ethernet (RJ45) cable.
- Power on board, confirm LED status for booting.
- The default static IP address is
192.168.2.99
, which can be changed following this page. - Patch xrfdc to version 2.0 for enabling MTS (multi-tile synchronization) following the instructions here.
Prepare pynq_llrf
overlay. The firmware repository is available here.
- Download the overlay from the repository CI pipelines. Alternatively, build the
mts_8ch
overlay by:cd boards/ZCU208/overlays/mts_8ch make all
- The pre-built overlays are available for references as of commit 61e503c2:
Overlay Artifact md5sum mts_8ch mts_8ch.bit dad5ee8c7326c1564aa408ff271f926d
mts_8ch.hwh b496e8d5507e46934cf5b77031402079
mts_8ch_evr mts_8ch_evr.bit cc30bfe8f73c2b8bfa66ce4b47256a81
mts_8ch_evr.hwh 59bfa23916e0f4321c4538cdebea2d90
- Install
xrfclk
TICS firles for testing frequency settings: 4.0Gsps for DAC and ADC:ssh [email protected] git clone --recursive [email protected]:llrf-projects/pynq_llrf.git sudo cp pynq_llrf/boards/CLK104/external_mo/*.txt* /usr/local/share/pynq-venv/lib/python3.10/site-packages/xrfclk/
- Follow the loopback jupyter notebook (TBD).
Remote control software.