



Lawrence Berkeley National Laboratory



# Report on TIPP 2011 3D-IC Satellite Meeting


Carl Grace

June 21, 2011


# Key takeaways

- 3D-IC potentially a very valuable technology for detector improvement and we should continue to pursue it
- 3D-IC is conceptually simple, but in practice it is really, really hard
- Experiences thus far have been quite painful
- Until a foundry takes over, get ready for endless waits for parts and a tiresome blame game

# 2D versus 3D Circuits





2D Integrated Circuit Cross-Section



3D Integrated Circuit Cross-Section


# Tier2-to-Tier1 Alignment and Bonding



- Metal
- Deposited Oxide
- Buried Oxide
- Silicon





# Tier2 Substrate Removal and Electrical Connection to Tier1



- Tungsten
- Metal
- Deposited Oxide
- Buried Oxide
- Silicon



# Tier3 Bonding and Alignment



- Tungsten
- Metal
- Deposited Oxide
- Buried Oxide
- Silicon




# Tezzaron 3D MPW Run Experience

- In late 2008, consortium of 15 institutions formed to fabricate 3D integrated circuits using the Tezzaron/Chartered process.
  - Chartered uses a via middle process to add vias to 130nm CMOS process
  - Tezzaron performs 3D stacking using Cu-Cu thermo compression bonding

Assume identical wafers


Flip 2<sup>nd</sup> wafer on top of second wafer

Bond 2<sup>nd</sup> wafer to 1<sup>st</sup> wafer using Cu-Cu thermocompression bond




Thin 2<sup>nd</sup> wafer to about 12µm to expose super via

Add metallization to back of 2<sup>nd</sup> wafer for bump or wire bond




TSV




*Additional wafers can be stacked face to back on top of 2<sup>nd</sup> wafer*

After FEOL fabricate 6 µm super contact (via)



Complete BEOL processing



# Possibilities offered by European Industry and Research Institutes

VTT  
Fraunhofer IZM  
IMEC  
Fraunhofer EMFT  
CEA LETI  
(CMP)  
CNM

