



# Front-end ASICs for High Resolution Detectors


Gianluigi De Geronimo

Brookhaven National Laboratory, Upton, NY, USA


- **State-of-the-art and design flow**
- **Examples of ASICs**
- **Peak detection**
- **ASIC in cryogenic environment**
- **Prospects for Germanium sensors**

## Motivation

Electronics for radiation detectors consists of low noise readout of signals generated in the sensor by ionizing radiation



Low density, low functionality → discrete electronics



High density, high functionality → ASICs



specifically designed,  
not available off-the-shelf

Application  
Specific  
Integrated  
Circuits

ASICs have enabled entirely new classes of radiation detectors to be constructed

# State-of-the-Art

## typical front-end electronics channel



- year 2000**
- 500 nm technology
  - 16,000 transistors
  - 16 channels
  - analog


- year 2010**
- ~ 180 nm technology
  - ~ 1M transistors
  - ~ 100 channels
  - analog and digital (*mixed-signal*)

- by 2013**
- ≤ 130 nm technology
  - >> 1M transistors
  - >> 100 channels

(2007) - 64-channel ASIC for Neutron Detectors: charge amplifier, filter, peak detector, 6-bit ADC, 18-bit timestamp, FIFO, MUX, 1.5 mW/ch, 110 e<sup>-</sup> rms

## Subcircuits

- Low-noise, low-power **charge amplifiers**
  - gas, liquid, solid state detectors
  - capacitances from 10 fF to 10 nF
- Switched and continuous **adaptive reset**
- **High-order filters**, stabilizers, drivers
  - peak time / gain adjustment
- Single- and multi-level **discriminators**
- **Peak and time detectors**, derandomizers
- **Analog memories and multiplexers**
- **Counters** and digital memories
- Configuration registers
- ESD protections
- **Test pulse generators**
- **Analog-to-digital** converters
- **Digital-to-analog** converters
- Precision **band-gap references**
- **Temperature sensors**
- Readout control logic
- Low-voltage **differential signaling**
- **Current-mode** analog and digital interface




(2008)

ASIC for 3D Position Sensitive Detectors

- 130 channels
- 2.5 mW/channel
- 13 x 9 mm<sup>2</sup>
- 320,000 transistors

# ASIC Design Flow




From concept to ready-for-production:  
1 - 2 rev. cycles, 2 - 3 years (depending on complexity)

Progressive increase in functionality and complexity require more resources, more expertise, and/or longer development time

# ASIC Fabrication : Prototyping

Major foundries accept designs from different customers (MPW)



20 mm reticle

***YOUR ASIC is here***  
*(20 mm<sup>2</sup>, ~ 60,000 transistors)*


	<b>MPW</b>	<b>DEDICATED</b>
cost [\$]	10k to 100k	100k to 700k
samples	tens	thousands



ideal for **prototyping**  
and **low volume**

# ASIC Fabrication : Production

Major foundries accept the purchase of a **dedicated run**




4-10 chips in a  $\sim 20 \times 20 \text{ mm}^2$  reticle  
 $\sim 55$  reticles per 8" wafer

	cost [\\$]
mask	100k to 700k
each wafer	1k to 10k



Packaging  $\sim \$ 1.75 / \text{die}$

14 x 20 QFP package  
 (cavity  $11 \times 13 \text{ mm}^2$ )



# Main Stream Technologies

## 2010 MPW fabrication schedule

- from Mosis Service (mosis.org)



## Typical applications

- CMOS  $\geq 130\text{nm}$ : <GHz **analog, mixed-signal**
- CMOS  $< 130\text{nm}$ : >GHz analog, digital
- **SiGe** (HBT): >>GHz analog
- **SOI**: >>GHz analog, high-density digital
- **HV**: >>high-voltage (>30V)

All of these are **main stream**

- available at MPW services
- used for prototyping

Technologies with **highest schedule** are expected to be **available for several years.**

Technologies with **smaller feature size** require **lower voltage** and are **more expensive**

**Low voltage has impact on**

- design complexity
- dynamic range (or area ...)

Year  
Technology node nm

2009 40  
2008 45  
2006 65  
2002 90

2000 130

1999 180

1998 250

1995 350

2010 32

45

65

90

130

180

250

1995 350

Technology	TSMC	Customer Submission Date											
		Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
CLN40/CMN40	40 nm 0.9V			22	19	17	21	19	16	20	18	15	
CLN45/CMN45	45 nm			22	19	17	21	19	16	20	18	15	
CLN65/CMN65	65 nm 1V	4 19	8 22	8 29	12 26	10 24	7 28	12 26	9 23	7 27	11 25	8 22	6
CLN90/CMN90	90 nm	4	8	8	5	3	1	6	2 30		4	1 29	
CL013/CM013	0.13 $\mu\text{m}$ 1.2V	19	8 22	8 29	12 19	3 17	1 28	26	23	27	25	22	
CL013LP	0.13 $\mu\text{m}$	19	8 22	8 29	12 19	3 17	1 28	26	23	27	25	22	
CL013LV	0.13 $\mu\text{m}$	19	8 22	8 29	12 19	3 17	1 28	26	23	27	25	22	
CL018/CM018	0.18 $\mu\text{m}$ 1.8V	4 19	8 16	8 22	5 19	3 17	7 21	6 19	2 9 30	7	4 18	1 15 29	6
CL018HV HV	0.18 $\mu\text{m}$	4		8		3		6	30			1	
CL018LP	0.18 $\mu\text{m}$	4 19		8 15	19	3	14	6 19	30	7	18	1	6
CL018LV	0.18 $\mu\text{m}$	4 19	8 16	8 22	5 19	3 17	7 21	6 19	2 9 30	7	4 18	1 8 15 29	6
CL025/CM025	0.25 $\mu\text{m}$ 2.5V	4 19	22	29		10	14	6 19	2 30	20	4	1 15 29	
CL035/CM035	0.35 $\mu\text{m}$			15	26		21		16		18		
CL035HV_BCD	0.35 $\mu\text{m}$				26				16				
CL035HV_DDD HV	0.35 $\mu\text{m}$	4 <sup>(1)</sup>		15 <sup>(2)</sup>	26 <sup>(1)</sup>		21 <sup>(2)</sup>		16 <sup>(1)</sup>		18 <sup>(2)</sup>		

Technology	IBM	Customer Submission Date											
		Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
32SOI <sup>1</sup> SOI	32 nm 0.9V										27		
12SOI <sup>1</sup> SOI	45 nm							12					
10LPE <sup>1</sup>	65 nm 1V	19		15					9				
10SF <sup>1</sup>	65 nm		1				21						
9LP	90 nm		22			24				27			6
8HP	0.13 $\mu\text{m}$ 1.2V		16			17				13			6
8RF <sup>2</sup>	0.13 $\mu\text{m}$		16			10			9			8	
8WU <sup>1</sup> SiGe	0.13 $\mu\text{m}$		16			24				20			13
7HV <sup>1</sup> HV	0.18 $\mu\text{m}$ 1.8V					3				13		29	
7RF	0.18 $\mu\text{m}$		16		19		14		16		11		6
7RF <sup>1</sup> SOI	0.18 $\mu\text{m}$	11		15			7		16		11		13
7WL <sup>1</sup> SiGe	0.18 $\mu\text{m}$	19		15		3		12		7		8	
6WL <sup>1</sup> SiGe	0.25 $\mu\text{m}$ 2.5V	19			5			12			4		
5HP <sup>1</sup> E	0.35 $\mu\text{m}$ 3.3V		1		19			6				1	
5PAE	0.35 $\mu\text{m}$	19			12						11		








# **Some Examples**


# ASIC for 3D Position Sensitive Detectors (H3D)

3D position sensitive detectors combine small-pixel effect with depth sensing (solid-state TPC)


- 130 channels - mixed signal
- low-noise anodes and cathode amplification
- **energy (sub-100 e<sup>-</sup>) and timing (sub-ns)**
- multiple timing measurement methods
- advanced sparse readout
- ~ 2.5 mW/ch., ~ 320,000 transistors



# H3D Channel Architecture




~ 5 mm x 117  $\mu$ m




- Optimized for 3 pF input capacitance, 2.3 mW
- Adaptive continuous reset (up to 50 nA)
- 5<sup>th</sup> order complex shaper
- Peaktime: 0.25, 0.5, 1, 1.5, 2, 3, 6 and 12  $\mu$ s
- Gain:  $\approx$  20 & 60 mV/fC (3 MeV & 1 MeV in CZT)
- **Multi-phase peak- and time-detector**
- Low hysteresis discriminators (5-bit trim)

## Peak Detector - Classical Configuration



- detects and holds peak without external trigger
- provides accurate timing signal (peak found, z-cross on derivative)
- **low accuracy** (op-amp offset, CMRR)
- **poor drive capability**

# Peak Detector - Multiphase





## 1 - Track (< threshold)

- Analog output is tracked at hold capacitor
- $M_P$  and  $M_N$  are both enabled

## 2 - Peak-detect (> threshold)

- Pulse is tracked and peak is held
- Only  $M_P$  is enabled
- Comparator is used as peak-found




## 3 - Read (at peak-found)


- Amplifier re-configured as **buffer**
- High **drive capability**
- Amplifier **offsets is canceled**
- Enables **rail-to-rail** operation
- Accurate **timing**
- Some **pile-up rejection**

# Peak Detector - Multiphase

## Chip 1 – negative offset




## Chip 2 – positive offset






# ASIC for High-Resolution X-ray Spectroscopy




- Collaboration with NASA and NSLS at XRS for elemental mapping
- Based on Silicon Drift Pixels



- 16 channels - **mi**
- very low noise an
- **11 electrons** res
- **1.2 mW/channel**
- peak detection, s
- pile-up rejection,
- 30,000 transistor






# Peak Detector vs Commercial MCA






# Pile-up Rejector (PUR)




channel 1700 x 200  $\mu\text{m}^2$



90 x 100  $\mu\text{m}^2$ , < 1  $\mu\text{W}$  at 200 kcps

# High-Rate Spectral Measurement with PUR




$$\text{FWHM}_2 \approx \sqrt{2 \cdot \text{FWHM}_{\text{stat}}^2 + \text{FWHM}_{\text{elec}}^2 + \text{FWHM}_{2,\text{pileup}}^2} \leftarrow \text{asymm.}$$


# Peak Detector - Timing Function

Compare timing at threshold crossing with timing at peak

**Threshold crossing**



**Peak detection**



$$\sigma_t \approx \frac{ENC}{Q \left. \frac{ds}{dt} \right|_{@threshold}} \leftarrow \text{output slope normalized to unit charge}$$


**Time-walk strongly dependent on amplitude**

$$\sigma_t \approx \frac{ENC \cdot \tau_p \lambda_p}{Q \rho_p}$$

**Time-walk almost independent of amplitude (equivalent to zero crossing on differential)**









# Peak Detector - Timing Function

Compare **timing at threshold crossing** with **timing at peak**







$$\sigma_t \approx \frac{\text{ENC} \cdot \tau_p \lambda_p}{Q \rho_p}$$





# Shaper Coefficients for Amplitude and Timing Resolution

Filter	Shape	$a_w$	$a_f(1)$	$a_p$	$\rho_f(\alpha_f) = a_f(\alpha_f)/a_f(1)$	$\tau_w/\tau_p$	$-\rho_p$	$\eta_p$	$\lambda_p$
RU-2		0.92	0.59	0.92		7.49	0.98	-	-
RU-3		0.82	0.54	0.66		5.04	1.85	0.30	1.64
RU-4		0.85	0.53	0.57		4.17	2.50	0.44	1.60
RU-5		0.89	0.52	0.52		3.72	3.01	0.52	1.60
RU-6		0.92	0.52	0.48		3.46	3.40	0.57	1.61
RU-7		0.94	0.51	0.46		3.28	3.74	0.61	1.62
CU-2			0.93	0.59		0.88		6.17	1.05
CU-3	0.85		0.54	0.61	3.92	2.07		0.31	1.59
CU-4	0.91		0.53	0.51	3.16	2.95		0.48	1.57
CU-5	0.96		0.52	0.46	2.84	3.65		0.58	1.58
CU-6	1.01		0.52	0.42	2.66	4.22		0.63	1.60
CU-7	1.04		0.52	0.40	2.55	4.71		0.65	1.62
RB-2			1.03	0.75	1.01			16.6	0.34
RB-3		1.11	0.78	0.76	9.87		0.69	0.41	-
RB-4		1.30	0.81	0.66	7.67		0.98	0.47	-
RB-5		1.47	0.85	0.62	6.61		1.20	0.51	-
RB-6		1.61	0.87	0.59	5.96		1.39	0.54	-
RB-7		1.74	0.90	0.57	5.53		1.55	0.56	-
CB-2			1.08	0.80	1.02			12.9	0.47
CB-3	1.27		0.86	0.76	7.29	0.91		0.45	-
CB-4	1.58		0.93	0.67	5.58	1.32		0.52	-
CB-5	1.87		0.98	0.62	4.80	1.66		0.56	-
CB-6	2.10		1.03	0.60	4.39	1.92		0.58	-
CB-7	2.33		1.06	0.57	4.10	2.15		0.61	-

# H3D Measurements




# ASIC for High-rate Photon Counting Applications



# LAr TPC Operation

70 tons Liquid Argon Time Projection Chamber (LAr TPC), 800 feet underground in South Dakota at the Deep Underground Science & Engineering Lab (**DUSEL**) for Long Baseline Neutrino Experiments (LBNE)




- ~ 600,000 anode wires
  - up to 200 pF
  - collecting (X)
  - non-collecting (U,V)
- charge amplification
  - range 300 fC
  - ENC < 1,000 e<sup>-</sup>
- sample/buffer events
  - ADC 12-bit, 2 MS/s
  - 3,000 deep buffer
- digital multiplexing
  - 1000:1 multistage
  - collab. with FNAL
- power constraint
  - 10 mW / channel
- operation in LAr
  - 90K, > 15-20 years




# Mixed-Signal Front-end ASIC

## Block Diagram





## Layout



- 16 channels - mixed signal
- charge amplifier (adj. gain)
- high-order filter (adj. time constant)
- ac/dc, adjustable baseline
- test capacitor, channel mask
- ADC (12-bit, 2 MS/s)
- compression, discrimination
- multiplexing and digital buffering
- LV or CM digital interface
- pulse generator, analog monitor
- temperature sensor
- **LAr environment (> 20 years at 90K)**
- estimated size ~ 6 x 8 mm<sup>2</sup>
- estimated power ~ 10 mW/ch.

# Analog ASIC - Overview





## Block Diagram



- 16 channels
- charge amplifier, high-order filter
- adjustable gain: 4.7, 7.8, 14, 25 mV/fC (charge 55, 100, 180, 300 fC)
- adjustable filter time constant (peaking time 0.5, 1, 2, 3  $\mu$ s)
- selectable collection/non-collection mode (baseline 200, 800 mV)
- selectable dc/ac coupling (100 $\mu$ s)


- rail-to-rail signal analog signal processing
- band-gap referenced biasing
- temperature sensor ( $\sim 3\text{mV}/^\circ\text{C}$ )
- 136 registers with digital interface
- 5.5 mW/channel (input MOSFET 3.9 mW)
- single MOSFET test structures
- $\sim 15,000$  MOSFETs
- **designed for room and cryogenic operation**
- technology CMOS 0.18  $\mu$ m, 1.8 V, 6M, MIM, SBRES

# Static Model



**Some differences in saturation voltage, sub-threshold slope, transconductance**

# Input MOSFET Optimization



$$ENC^2 = a_p S_p \tau_p + (C_{in} + C_g)^2 \left( \underset{\substack{\text{low-frequency} \\ (1/f)}}{a_f A_f 2\pi} + \underset{\substack{\text{white} \\ \text{(thermal)}}}{a_w \frac{S_w}{\tau_p}} \right)$$

# Noise Model: White

$$S_v \approx \frac{K_f(IC, L, T)}{C_{ox} W L f^{\alpha_f(IC, L, T)}} + \alpha_w(IC, L, T) n 4kT \frac{\gamma(IC)}{g_m(IC, L, T)}$$

$$n \approx 1.3$$

$$\mu_{77K} \approx 5 \times \mu_{300K}$$

$$IC_{77k} \approx 3 \times \mu_{300K}$$


$$\gamma \approx \frac{1}{1+IC} \left( \frac{1}{2} + \frac{3}{2} IC \right)$$

$$IC = \frac{I_D}{2n\mu(T)C_{ox} \frac{W}{L} V_T^2}$$

Inversion Coefficient


At given current, white noise decreases since

- T decreases
- $g_m$  increases




$$\frac{g_m}{I_D} \rightarrow \frac{q}{nk_B T} = \begin{cases} \sim 30 & \text{at } T = 300K \\ \sim 116 & \text{at } T = 77K \end{cases}$$

# Noise Model: Low-Frequency




- comparable  $K_f$
- different slope
  - $> 1$  in PMOS
  - $< 1$  in NMOS





- lower white noise
- NMOS
  - comparable  $K_f$
  - lorentzian packet
- PMOS
  - lower  $K_f$
  - lower slope  $< 1$

# Summary of Noise Coefficients

white excess coefficient  $\alpha_w$




- always larger than unity
- general increase with
  - drain current density
  - inverse of channel length
  - inverse of temperature
- somewhat dependent on fitting
- **increase in  $K_f$  associated with increase in slope**




# Equivalent 1/f ( $K_{feq}$ )

**PMOS 360nm at 300K,  
35  $\mu$ A/mm and 11 mA/mm**



- as  $K_f$  increases, slope increases ( $\alpha_f$  increases)




**Equivalent 1/f: equal value at twice the white component (four times in power)**

$$\frac{K_{feq}}{C_{ox} W L f_{eq}} + \text{white} = S_v(f_{eq}) \quad \text{where} \quad S_v(f_{eq}) = 4 \times \text{white}$$


$$\Rightarrow K_{feq} = C_{ox} W L f_{eq} 3 \times \text{white}$$



# Equivalent 1/f ( $K_{\text{feq}}$ )




- dependence of  $K_{\text{feq}}$  on drain current density is now modest



- negligible error in optimization
- some error in estimate for large relative power (large mW/pF)
- averaged  $K_{\text{feq}}$  can also be used

# Analog ASIC - Signal Measurements



## Bandgap Reference

$$V_{BGR} \approx \begin{cases} 1.185 \text{ V} & \text{at } 300 \text{ }^\circ\text{K} \\ 1.164 \text{ V} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

variation  $\approx 1.8 \%$

## Temperature Sensor


$$V_{TMP} \approx \begin{cases} 867.0 \text{ mV} & \text{at } 300 \text{ }^\circ\text{K} \\ 259.3 \text{ mV} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

$\sim 2.86 \text{ mV} / \text{ }^\circ\text{K}$



**Pole-zero cancellation at 77K  
to be addressed in next revision**

Adjustable **gain**, peaking time and baseline

maximum charge 55, 100, 180, 300 fC



# Analog ASIC - Front-end Detail and Calibration Scheme




$C_{INJ} \approx 180 \text{ fF}$

**Integrated** injection capacitance ( $10 \times 18 \mu\text{m}^2$ )

**Disabled** (grounded) when unused



**Measured** with high-precision external capacitor



$$C_{INJ} \approx \begin{cases} 184 \text{ fF} & \text{at } 300\text{K} \\ 183 \text{ fF} & \text{at } 77\text{K} \end{cases}$$

variation  $\approx 0.5\%$

# Analog ASIC - Noise Measurements



**Input Line**  
 $L \approx 1 \text{ mm}$   
 $W = 3.5 \mu\text{m}$   
 (M3 + M4)  
 $R_{77\text{K}} \approx 3 \Omega$   
 $R_{300\text{K}} \approx 12 \Omega$


**Input MOSFET**  
 $L = 270 \text{ nm}$   
 $W = 10 \text{ mm}$   
 (50μm x 200)  
 $g_{m,77\text{K}} \approx 90 \text{ mS (11 } \Omega)$   
 $g_{m,300\text{K}} \approx 45 \text{ mS (22 } \Omega)$

## Measurements include:



- input line **parasitic resistance**
  - $\sim 150 e^-$  at 77 K ( $\sim 590 e^-$  at 300K)
  - addressed in next revision
- $C_{IN}$  **dielectric noise (not present in wire)**
  - $\sim 60 e^-$  at 77 K  $\longrightarrow$

$$dENC \approx \sqrt{2kTC_{IN} \text{tg}\delta}$$

$$\approx \begin{cases} 200 e^- & \text{for NPO} \\ 60 e^- & \text{for MICA} \end{cases}$$



# Prospects for Germanium Sensors



- **Compared with cold JFET:**

- **warm MOSFET offers similar resolution at shorter peakttime**
- **cold MOSFET offers higher resolution at lower power and shorter peakttime**
  - higher functionality increases signal integrity
  - multiplexing reduces cryostat feed-throughs
  - shorter peak-time allows higher rate and reduces microphonics

- Actual energy resolution about **10-20% higher** (contribution from the next stages)

- Power in **input MOSFET includes input branch**

- Power **dissipated by the next stages** must be included (from few tens of  $\mu$ W to few mW depending on the required linear dynamic range)

## Conclusions and Future Work

- ASIC design process is **defined and predictable**
- ASICs offer
  - **high resolution and high functionality at low power**
  - high yield, high reliability, long lifetime
- **Mixed-signal** circuits are compatible with low-noise front-ends
- ASICs are **“happier” in cryogenic environment**, offering a valuable solution for a number of detectors/applications

## Acknowledgment

### BNL

Veljko Radeka, Graham Smith, Bo Yu

Alessio D’Andragora, Jack Fried, Shaorui Li, Neena Nambiar, Emerson Vernon

### University of Michigan

Zhong He, Feng Zhang

### Berkeley

Steve Boggs, Lucian Mihailescu, Kai Vetter